Student Name
Not Set
Course Progress0%
Certificate Locked
Unlock by completing 100% of all listed experiments.
Experiments
Select an experiment to launch the simulation.
1Exp
Easy
EST. TIME: 45 MINStudy and Verification of Logic Gates
Study of basic logic gates (AND, OR, NOT, NAND, NOR, XOR, XNOR).
Progress0%
2Exp
Medium
EST. TIME: 45 MINHalf Adder and Full Adder
Design and verification of Half Adder and Full Adder circuits.
Progress0%
3Exp
Medium
EST. TIME: 45 MINHalf Subtractor and Full Subtractor
Design and verification of Half Subtractor and Full Subtractor circuits.
Progress0%
4Exp
Hard
EST. TIME: 45 MINCode Conversion (Binary to Gray & Gray to Binary)
Design 4-bit Binary to Gray and Gray to Binary code converters.
Progress0%
5Exp
Medium
EST. TIME: 45 MINCombinational Logic Design (SOP & POS)
Design and verify combinational logic in SOP and POS forms.
Progress0%
6Exp
Medium
EST. TIME: 45 MINDecoder and Encoder Circuits
Realization of 2:4 Decoder and 4:2 Encoder circuits.
Progress0%
7Exp
Medium
EST. TIME: 45 MINMultiplexer and Demultiplexer
Design and verify 4:1 Multiplexer and 1:4 Demultiplexer.
Progress0%
8Exp
Medium
EST. TIME: 45 MINComparators (1-bit & 4-bit)
Design 1-bit comparator and study 4-bit comparator (IC 7485).
Progress0%
9Exp
Hard
EST. TIME: 45 MINFlip-Flops and Shift Registers
Verify SR, D, JK, T Flip-Flops and Shift Registers (SISO, SIPO, PISO, PIPO).
Progress0%